

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▼

[Scholar Preferences](#) | [Sign in](#)
 [Advanced Scholar Search](#)
Scholar
Results **1 - 10** of about **8,350**. (**0.13** sec)

Randomized **instruction set** emulation

[\[PDF\] from psu.edu](#)

EG Barrantes, DH Ackley, S Forrest, ... - ACM Transactions on ... 2005 - portal.acm.org
 ... 4.1 Possible Behaviors of Random Byte Sequences First, we characterize the possible events associated with a generic processor or emulator attempting to execute a ... (1) A symbol is a string of l bytes, which may or may not belong to the in- struction **set**. ... (2) An **instruction** is a ...
 Cited by 259 - [Related articles](#) - [All 21 versions](#)

Multiscalar processors

[\[PDF\] from psu.edu](#)

GS Sohi, SE Breach, ... - Proceedings of the 22nd ... 1995 - portal.acm.org
 ... to the **set** of values that may be consumed by the task and the **set** of values that ... In a sequential execution, this information is discovered during the **instruction** decode process as instructions are ... of the CFG is performed by the compiler to supply the create **mask** that indicates ...
 Cited by 650 - [Related articles](#) - [All Direct](#) - [All 86 versions](#)

RISC I: A reduced **instruction set** VLSI computer

[\[PDF\] from psu.edu](#)

DA Patterson, ... - 25 years of the international symposia ... 1998 - portal.acm.org
 ... by Y. Tamir: RISC 0 **simulator** bY R. Campbell, E. Lock, and M. Hakam: RISC I **simulator** by Y ... The case for the reduced **instruction set** computer, Computer Architecture News, 8 (15 Oct. ... The Potible C Compiler for the VAX c2 CIFPLOT - a program that plots VLSI **mask** layouts on ...
 Cited by 133 - [Related articles](#) - [All Direct](#) - [All 16 versions](#)

Hybrid-compiled simulation: An efficient technique for **instruction-set** architecture simulation

[\[PDF\] from psu.edu](#)

M Reshadi, P Mishra, ... - ACM Transactions on Embedded ... 2009 - portal.acm.org
 ... The decoding step during runtime consults the **mask** table and determines the ... use traditional interpretive techniques for executing modified instructions while the **instruction-set** compiled technique ... In static-compiled simulation, the generated **simulator** is optimized by the C++ ...
 Cited by 11 - [Related articles](#) - [All 5 versions](#)

Reduced **instruction set** computing apparatus and methods

GA Portanova, ... - US Patent 4,992,934, 1991 - Google Patents
 ... a 16-bit status 5 word (SW), a 16-bit **instruction** counter (1C), a 16-bit **mask** register (MK ... aspect of the present inven- tion, the RISC is designed for use as an emulator of a ... The "reduced" **instruction set** dis- closed in the specification is particularly well suited for execution on the ...
 Cited by 113 - [Related articles](#) - [All 3 versions](#)

Reducing the performance impact of **instruction** cache misses by writing instructions into the reservation stations out-of-order

J Sitark, P Racunas, ... - Proceedings of the 30th annual ACM/ ... 1997 - portal.acm.org
 ... interpreter (python), version 2.0 of the SimpleScalar superscalar out-of-order execution processor **simulator** (ss), and ... The configuration of the **instruction** cache given above is its default configuration. In our experiments, we will vary its **set** associativity, its size, and its miss latency ...
 Cited by 38 - [Related articles](#) - [All Direct](#) - [All 5 versions](#)

An architectural framework for supporting heterogeneous **instruction-set** architectures

[\[PDF\] from psu.edu](#)

GM Silberman, ... - Computer, 2002 - [ieeexplore.ieee.org](#)
 ... IBM TJ Watson Research Center A novel architectural framework allows applications written for one **instruction set** to migrate to a higher performance architecture without a significant investment by the user or developer. ... **Instruction-set** migration ...
 Cited by 81 - [Related articles](#) - [All Direct](#) - [All 6 versions](#)

Dynamic hammock predication for non-predicated **instruction set** architectures

[\[PDF\] from psu.edu](#)

A Klausner, T Austin, D Grunwald, ... - Parallel Architectures ... 2002 - [ieeexplore.ieee.org](#)
 ... Thus the dynamic scheduler can trivially determine that instructions outside of the predicate ... **instruction** specified the predi- cation information for subsequent instructions using a bit-**mask**. ... full predication in the microar- chitecture without requiring additional **instruction set** support ...
 Cited by 62 - [Related articles](#) - [All 23 versions](#)

Trace cache: a low latency approach to high bandwidth **instruction** fetching

[\[PDF\] from psu.edu](#)

E Rotenberg, S Bennett, ... - ... of the 29th annual ACM/IEEE ... 1996 - portal.acm.org
 ... If the trace does not end in a branch, the target address is **set** equal to the fall-through address. ... SPARC **instruction** traces were gener- ated using the Quick Profiler and Tracer (QPT) [7] and then fed into the trace-driven SPARC processor **simulator**. ...
 Cited by 551 - [Related articles](#) - [Library Search](#) - [All Direct](#) - [All 94 versions](#)

Cyclone: a broadcast-free dynamic **instruction** scheduler with selective replay

[\[PDF\] from psu.edu](#)

D Ernst, A Hamel, ... - Computer Architecture, 2003. ... 2003 - [ieeexplore.ieee.org](#)
 ... in this study are derived from the SimpleScalar/Alpha version 3.0 tool **set** [2], a ... The timing **simulator** executes only user-level instructions, performing a detailed timing simu- lation of an aggressive dynamically scheduled micropro- cessor with two levels of **instruction** and data ...
 Cited by 93 - [Related articles](#) - [All Direct](#) - [All 27 versions](#)

 Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

instruction set simulator mask identify

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2011 Google

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▼](#)
[Scholar Preferences](#) | [Sign in](#)
 [Advanced Scholar Search](#)
Scholar - ☐

Results 1 - 10 of about 21. (0.11 sec)

[ISDL: An instruction set description language for retargetability](#)

[\[PDF\] from psu.edu](#)

G Hadjiyiannis, S Hanono... - 1997 - computer.org
 ... to a binary file that is used as input to the **Instruction Level Simulator (ILS)**. ... MIMOLA is too low level for **retargetable** compilers, and it does not support the definition of ... In particular, it includes an **instruction set** description, a listing of the available resources, and an interconnect ...
[Cited by 227](#) - [Related articles](#) - [BL Direct](#) - [All 14 versions](#)

[ISDL: An instruction set description language for retargetability and architecture exploration](#)

G Hadjiyiannis, S Hanono... - Design Automation for ..., 2000 - Springer
 ... Support the automatic generation of a cycle-accurate **instruction level simulator**. • Support the automatic generation of a hardware model. ... Section 6 presents previous work on **retargetability** and machine description languages. ... **INSTRUCTION SET DESCRIPTION LANGUAGE** ...
[Cited by 4](#) - [Related articles](#) - [BL Direct](#) - [All 4 versions](#)

[\[PDF\] Aviv: A Retargetable Code Generator for Embedded Processors](#)

[\[PDF\] from psu.edu](#)

SZ Hanono - 1999 - Citeseer
 ... executed in parallel. The third step of the compilation process is to select a **set** of target processor ... The Aviv **retargetable** code generator is one element of a software synthesis system ... Once the code has been generated, an **instruction-level simulator** analyzes the generated ...
[Cited by 13](#) - [Related articles](#) - [View as HTML](#) - [Library Search](#) - [All 3 versions](#)

[Automatic checking of instruction specifications](#)

[\[HTML\] from iutis.edu](#)

M Fernández... - ... of the 19th international conference on ..., 1997 - portal.acm.org
 ... generated from our specifications has been used in our own **retargetable** de- bugger [22] and **retargetable**, optimizing linker [S ... 0, eg, Biccc is bound to op = 0 ti op2 = 2. Bindings to the **wildcard** "I-" are ... Many assemblers extend the real **instruction set** with "syn- thetic" instructions. ...
[Cited by 13](#) - [Related articles](#) - [BL Direct](#) - [All 16 versions](#)

[\[PDF\] Automatic checking of instruction specifications](#)

[\[PDF\] from psu.edu](#)

N Ramsey... - 1997 International Conference on Software ..., 1997 - Citeseer
 ... generated from our speci cations has been used in our own **retargetable** de- bugger [22] and **retargetable**, optimizing linker ... op = 0, eg, Biccc is bound to op = 0 & op2 = 2. Bindings to the **wildcard** "\" are ... Many assemblers extend the real **instruction set** with \"syn- thetic\" instructions. ...
[Cited by 1](#) - [Related articles](#) - [View as HTML](#) - [All 11 versions](#)

[\[BOOK\] High-level synthesis for real-time digital signal processing](#)

J Vanhoof - 1995 - books.google.com
 ... Dul69] and MIMOLA [Zim76]. Depending on the abstraction level, a behavioural ippification of a computer is either a register-transfei description 01 a description of the **instruction set** of the machine. • ALERT and the DDL compiler ...
[Cited by 87](#) - [Related articles](#) - [Library Search](#) - [BL Direct](#) - [All 3 versions](#)

[Specifying representations of machine instructions](#)

[\[PDF\] from psu.edu](#)

N Ramsey... - ACM Transactions on Programming ..., 1997 - portal.acm.org
 ... ldb [Ramsey 1992; Ramsey and Hanson 1992], a **retargetable** debugger, uses the toolkit to decode ... 1, and Biccc is bound to op = 0 & op2 = 2. Bindings to the **wildcard** " " are ignored. ... For example, the synthetic **instruction set** [SPARC International 1992, p. 84] expands to a single ...
[Cited by 133](#) - [Related articles](#) - [BL Direct](#) - [All 17 versions](#)

[Visualisation as an aid to low-level programming](#)

[\[PDF\] from lie-conference.org](#)

M Beaumont... - ... "Teaching and Learning in an Era ..., 2002 - ieeeexplore.ieee.org
 ... access and manipu- late data is often neither straightforward nor consis- tently applied throughout the **instruction set**. ... However, as we intend our system to be **retargetable** we have incorporated this into our ... a glance which addressing modes are appropriate to any **instruction**. ...
[Cited by 2](#) - [Related articles](#) - [BL Direct](#) - [All 6 versions](#)

[\[PDF\] Norman Ramsey, Purdue University Mary F. Fernandez, Princeton Universityy December 12, 1995](#)

[\[PDF\] from psu.edu](#)

MF Fernandez - 1995 - Citeseer
 ... ldb (Ramsey 1992; Ramsey and Hanson 1992), a **retargetable** debugger, uses the toolkit to ... The **wild-card** constraint \"some class\" matches any token of class class, for example, on the ... de nitions helps a speci cation writer organize the description of a machine's **instruction set**. ...
[Related articles](#) - [View as HTML](#) - [All 2 versions](#)

[Case studies on automatic extraction of target-specific architectural parameters in complex code generation](#)

Y Paek, M Ann... - Software and Compilers for Embedded Systems, 2003 - Springer
 ... 24 Fig. 1. The matching process: The symbol i represents an integer constant, and the symbol ra **wildcard** variable that can match any symbol. ... the input for r. Another architectural factor that contribute curtailing the DAG search time for ARM9 is its RISC-like **instruction set**; that is ...
[Cited by 2](#) - [Related articles](#) - [BL Direct](#) - [All 4 versions](#)

☒ [Create email alert](#)

Result Page: 1 2 3 **Next**

retargetable instruction set simulator

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2011 Google

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▼](#)
[Scholar Preferences](#) | [Sign in](#)
 [Advanced Scholar Search](#)
Scholar
Results **1 - 10** of about **5,820**. (**0.14** sec)Did you mean: **compiler** instruction set simulator (template OR macro)**Generation of interpretive and compiled instruction set simulators**[\[PDF\] from psu.edu](#)

R Leupers, J Eise... - ... of the ASP-DAC'99, Asia ..., 2002 - [ieeexplore.ieee.org](#)
 ... When reading the machine program, each **instruction** is decoded, ie, the **set** of RTs to be simulated in the current **instruction** are determined. Depending on the selected simulation mode (interpretive or **compiled**), decoding takes place at simulation time or **simulator** ...

Cited by 52 - [Related articles](#) - [All 13 versions](#)**Instruction set compiled simulation: a technique for fast and flexible instruction set simulation**[\[PDF\] from psu.edu](#)

M Reshadi, P Mishra... - ... of the 40th annual Design Automation ..., 2003 - [portal.acm.org](#)
 ... The **simulator** recognizes if the previously decoded **instruction** has changed and initiates re-decoding of the modified **instruction**. If any **instruction** 759 Page 3. ... Customized Inst. **Template C++ Compiler** ... Program Decoded Figure 3: **Instruction Set Compiled** Simulation Flow ...

Cited by 95 - [Related articles](#) - [All 20 versions](#)**Compiled instruction set simulation**[\[PDF\] from psu.edu](#)

C Mills, SC Analt... - Software: Practice and ..., 1991 - [interscience.wiley.com](#)
 ... A **macro** assembler might do a better job of translating certain architectures (ie ones with flags), but at a significant loss of portability. ... Consequently, **compiled instruction simulators** are best used as an efficient **instruction set** prototyping tools. ...

Cited by 66 - [Related articles](#) - [All 9 versions](#)**The SimpleScalar tool set, version 2.0**[\[PDF\] from psu.edu](#)

D Burger... - ACM SIGARCH Computer Architecture News, 1997 - [portal.acm.org](#)
 ... We provide pre- **compiled** test binaries (big- and little-endian) and their sources in \$DIR/simplesim2.0/Uests). ... **macro** definition for each **instruction** in the **instruction set**. ... The **instruction** actions (which appear as macros) that are common to all **simulators** are defined in --sh Those ...

Cited by 1288 - [Related articles](#) - [BL Direct](#) - [All 145 versions](#)**SSIM: a software leveled compiled-code simulator**

LT Wang, NE Hoover, EH Porter... - Proceedings of the 24th ..., 1987 - [portal.acm.org](#)
 ... six benchmarked circuits running on an Apollo DN570-T 32-bit workstation (with **instruction** cache ... For the last four circuits, time to **set** input patterns had been reduced to a ... 5. SUMMARY AND CONCLUSIONS A logic simulation technique using leveled **compiled- code** (LCC) for ...

Cited by 88 - [Related articles](#) - [All 3 versions](#)**An efficient retargetable framework for instruction-set simulation**[\[PDF\] from psu.edu](#)

M Reshadi, N Bansal, P Mishra... - ... of the 1st IEEE/ACM/FIP ..., 2003 - [portal.acm.org](#)
 ... in ARM, described in Figure 4. /* extracted **template** for data processing operations of ARM*/ **template-class** Conditions ... EXPRESSION: A Language for Architecture Exploration through Compiler/**Simulator** Retargetability ... [2] M.Reshadi et al, **Instruction-Set Compiled** Simulation: A ...

Cited by 29 - [Related articles](#) - [All 21 versions](#)**A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language**[\[PDF\] from psu.edu](#)

A Hoffmann, T Kogel, A Nohl... - Aided Design of ..., 2002 - [ieeexplore.ieee.org](#)
 ... The interpretive **simulator** is not discussed. 1) **Compiled** Simulation: The objective of **compiled** simulation is to reduce the simulation time. Considering **instruction-set** simulation, efficient runtime reduction can be achieved by performing repeatedly executed operations only ...

Cited by 38 - [Related articles](#) - [All 7 versions](#)**Improvement of compiled instruction set simulator by increasing flexibility and reducing compile time**[\[PDF\] from psu.edu](#)

NK Chung... - Rapid System Prototyping, 2004. ..., 2004 - [ieeexplore.ieee.org](#)
 ... code with **instruction** abstraction technique, which classifies instructions using C++ **template** to improve ... 2003 [2] Jianwen Zhu, Gajski DD, "An ultra-fast **instruction set simulator**", VLSI Systems ... M., Dutt N., "Reducing compilation time overhead in **compiled simulators**", 21st ICCD ...


Cited by 10 - [Related articles](#) - [All 10 versions](#)**[BOOK] Evaluating future microprocessors: The simplescalar tool set**[\[PDF\] from psu.edu](#)

D Burger, TM Austin... - 1996 - Citeseer
 ... The version.h include file is built when the Linux kernel is **compiled**. ... architecture is defined in ss.def, which contains a **macro** definition for each **instruction** in the **instruction set**. ... The **instruction** actions (which appear as macros) that are common to all **simulators** are defined in ss ...

Cited by 727 - [Related articles](#) - [View as HTML](#) - [Library Search](#) - [BL Direct](#) - [All 64 versions](#)**A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA**[\[PDF\] from whsites.net](#)

A Hoffmann, O Schliebusch, A Nohl, G Braun... - 2001 - [computer.org](#)
 ... Besides the ability to generate a complete **set** of software development tools, synthesizable HDL code for the processor's control path and **instruction** decoder can ... generated simulation tools are enhanced in speed by applying the **compiled** simulation principle ...

Cited by 63 - [Related articles](#) - [All 11 versions](#)

 [Create email alert](#)

Did you mean to search for: [**compiler** instruction set simulator \(template OR macro\)](#)

Goooooooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

compiled instruction set simulator (te

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2011 Google

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▼](#)
[Scholar Preferences](#) | [Sign in](#)
 [Advanced Scholar Search](#)

- ☒ Search only in Engineering, Computer Science, and Mathematics.
☐ Search in all subject areas.

Scholar - 2004

Results 1 - 10 of about 1,600. (0.12 sec)

Did you mean: [**compiler** instruction set simulator self modifying](#)**Shade: A fast instruction-set simulator for execution profiling**[\[PDF\] from psu.edu](#)

B. Cmelik... - Proceedings of the 1994 ACM SIGMETRICS/FOSDM ... 1994 - portal.acm.org
 ... Page 4. Translations for conditional branches are **compiled** with two ... The TLB is an array of lists of <target, host> address pairs. Each pair associates an application **instruction** address with the ...
 The TLB may also be thought of as N-way **set** associative, where N is the list length. ...
 Cited by 721 - [Related articles](#) - [Bib. Direct](#) - [All 58 versions](#)

Instruction set compiled simulation: a technique for fast and flexible instruction set simulation[\[PDF\] from psu.edu](#)

M. Rashedi, P. Mishra... - ... of the 40th annual Design Automation ... 2003 - portal.acm.org
 ... 4.1 Experimental Setup The ARM7 processor is a RISC machine with fairly complex **instruction set**. ... The generated **simulator** code is **compiled** using the Microsoft Visual Studio .NET compiler ...
 used these two benchmarks to be able to compare our **simulator** performance with ...
 Cited by 25 - [Related articles](#) - [All 25 versions](#)

Generation of interpretable and compiled instruction set simulators[\[PDF\] from psu.edu](#)

R. Leupers, J. Eise... - ... of the ASP-DAC'99, Asia ... 2002 - ieeeexplore.ieee.org
 ... less effort has been spent so far on retargetable **instruction set simulators**, which are ... program for a fixed application program, thereby moving the **instruction** decoding overhead to ... While the **compiled** approach achieves significantly higher speed, its disadvantage is that the ...
 Cited by 52 - [Related articles](#) - [All 13 versions](#)

A retargetable, ultra-fast instruction set simulator[\[PDF\] from psu.edu](#)

J. Zhu, D.D. Gajski - Design, Automation and Test in Europe ... 2002 - ieeeexplore.ieee.org
 ... which uses a virtual machine code generation interface for the static **compiled** ISA simulation. ... retargetable, as our experience shows that porting an ISA **simulator** to a new host ... Our future work will extend this methodology to perform cycle accurate **instruction set** simulation, and ...
 Cited by 66 - [Related articles](#) - [All 31 versions](#)

Compiled HW/SW co-simulation

V. Zivojnovic... - Proceedings of the 33rd annual Design ... 1996 - portal.acm.org
 ... [3] S. Sutarwala, P. Paulin, and Y. Kumar, "Insulin: An **instruction set** simulation environment," in Proc. ... [4] Z. Barzilai, et al., "VSS - A high speed **simulator**," IEEE Trans. ... [7] V. Zivojnovic, S. Tjiang, and H. Meyr, "Compiled simulation of programmable DSP architectures," in Proc. ...
 Cited by 66 - [Related articles](#) - [Bib. Direct](#) - [All 6 versions](#)

Compiled simulation of programmable DSP architectures

V. Zivojnovic, S. Tjiang... - The Journal of VLSI Signal Processing, 1997 - Springer
 ... **Compiled** simulation provides very fast and accurate **instruction set** simulation. ... SuperSim simulation environment generates bit-, cycle-, and pin-accurate DSP processor simulation engines that are two to three orders of magnitude faster than interpretive **simulators**. ...
 Cited by 36 - [Related articles](#) - [Bib. Direct](#) - [All 6 versions](#)

Improvement of compiled instruction set simulator by increasing flexibility and reducing compile time[\[PDF\] from psu.edu](#)

M.K. Chung... - Rapid System Prototyping, 2004. ... 2004 - ieeeexplore.ieee.org
 ... the time-to-market pressure, simulation speed is the most important factor in **instruction set** simulation. ... for the partial modification of the target software, user should go through all the **simulator** generation processes. ... Second, the static **compiled** ISS has restrictions on flexibility. ...
 Cited by 19 - [Related articles](#) - [All 10 versions](#)

Generation of software tools from processor descriptions for hardware/software codesign[\[PDF\] from psu.edu](#)

M.R. Hatoog, J.A. Rowson, P.D. Reddy, S. Desai... - 1997 - computer.org
 ... The **compiled instruction set simulator** [8] decodes a program and generates a model for that program running on a processor. This has obvious restrictions, such as no **self modifying** code, but because the decode is done once at model generation time, it produces models that ...
 Cited by 34 - [Related articles](#) - [Bib. Direct](#) - [All 16 versions](#)


The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges[\[PDF\] from psu.edu](#)

J.C. Lehner, B.K. Grant, J.P. Banning... - ... 2003. CGO 2003. ... 2003 - ieeeexplore.ieee.org
 ... In addition, a given x86 **instruction** can access both regular memory and I/O space ... representative subset of the results, along with the means for the entire **set** (see Appendix ... Although these are becoming less common in modern **compiled** applications, device drivers, games like ...
 Cited by 210 - [Related articles](#) - [All 26 versions](#)

Countering code-injection attacks with instruction-set randomization[\[PDF\] from psu.edu](#)

G.S. Kc, A.D. Keromytis... - ... of the 10th ACM conference on ... 2003 - portal.acm.org
 ... from disk, or be encoded and copied into a completely disjoint **set** of memory ... prefetch block so that further processing can proceed normally in actually decoding the correct **instruction**. ... Periodically re-randomizing programs (eg. when the system is re-**compiled** for open-source ...

[Cited by 275](#) - [Related articles](#) - [All 28 versions](#)

 [Create email alert](#)

Did you mean to search for: [**compiler** instruction set simulator self modifying](#)

Google 

Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2011 Google